By Topic

Hardware implementation of an artificial neural network

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Botros, N.M. ; Dept. of Electr. Eng., Southern Illinois Univ., Carbondale, IL, USA ; Abdul-Aziz, M.

A hardware implementation of a fully digital and fully interconnected feedforward backpropagation artificial network using Xilinx field programmable gate arrays (FPGAs) is presented. The network consists of an input layer with five nodes, a single hidden layer with four nodes, and an output layer with two nodes. These nodes are fully interconnected between adjacent layers. Training is done offline on a conventional digital computer where the final values of the weights are obtained. The network is tested successfully by comparing the values of the output nodes for a different input pattern with those obtained from simulating the network on a PC. The number of FPGAs used can be significantly decreased, and the speed can be increased if a 4K or higher family FPGA is used

Published in:

Neural Networks, 1993., IEEE International Conference on

Date of Conference: