Referenced Items are not available for this document.
General-purpose neural network hardware and digital computer interfaces are described. A custom-designed CMOS neurochip is employed to construct, with a chip performance of 2 G-connections/s in speed, thousands of connections in size, and 8-b weight accuracy. A basic hardware module consisting of several chips and digital computer interfaces yields 10 G-connections/s in speed and more than tens of thousands of connections is size
Published in:
Neural Networks, 1993., IEEE International Conference on
Date of Conference: 1993
- Page(s):
- 707 - 710 vol.2
- Meeting Date :
- 28 Mar 1993-01 Apr 1993
- Print ISBN:
- 0-7803-0999-5
- INSPEC Accession Number:
- 4715207
- Conference Location :
- San Francisco, CA
- Digital Object Identifier :
- 10.1109/ICNN.1993.298641
- Product Type:
- Conference Publications
About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies
A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2013 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.
