By Topic

An efficient single copy cache coherence protocol for multiprocessors with multistage interconnection networks

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Omran, R.A. ; Dept. of Comput. Sci., York Univ., UK ; Aboelaze, M.A.

Multistage interconnection networks offer an efficient, scalable, and cost effective solution for the problem of connecting processors to memory in a shared memory multiprocessor system. In this paper, we present an efficient single copy cache coherence protocol for multiprocessors with multistage interconnection networks. Our protocol depends on incorporating the cache memory into the switches (caching switches) of the multistage interconnection network. In our proposed protocol, data blocks move between the switches in order to minimize the memory access time. We also develop a migration policy for data blocks not only to minimize the average memory response time but also to minimize the overhead in locating a specific memory block in case of a cache miss. We use two variations of our proposed protocol, the first allows caches to be only in the caching switches in the second of the interconnection network, while the first allows the caches to be in any switch of the interconnection network. We use simulation to evaluate the performance of our protocol and compare it with two multiple copy cache coherence protocols designed for systems employing multistage interconnection networks. The simulation results indicate that our proposed protocol outperforms the distributed write and distributed invalidate protocols for a wide range of memory access patterns

Published in:

Scalable High-Performance Computing Conference, 1994., Proceedings of the

Date of Conference:

23-25 May 1994