By Topic

Electrical test of multichip substrates

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Economikos, L. ; East Fishkill Lab., IBM Corp., Hopewell Junction, NY, USA ; Morrison, T. ; Crnic, F.

For complex substrates, electrical test is a fundamental element of cost control and quality assurance. Test technologies for multi-chip substrate applications must handle densely wired products with small, tightly spaced contact features. Detection of latent defects or near defects is crucial in meeting reliability objectives. Cluster probe resistance. Capacitance, and electron beam approaches have all been applied to substrate electrical test. IBM's latent opens test is used to screen opens and near opens in thick and thin films and to characterize the interface of bonded metals in interconnection technologies. Key substrate test technology elements include: buckling beam top surface and spring probe bottom surface contact schemes, optical mapping and alignment techniques, automated product and data logistics, and the “full cluster” tester which contacts over 23000 test points at a single time

Published in:

Components, Packaging, and Manufacturing Technology, Part B: Advanced Packaging, IEEE Transactions on  (Volume:17 ,  Issue: 1 )