By Topic

Optimisation of BiCMOS buffers for low voltage applications

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $31
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Routley, P. ; Dept. of Electron. & Comput. Sci., Southampton Univ. ; Brunnschweiler, A. ; Ashburn, P.

The numerical optimisation of existing low voltage BiCMOS buffer designs allows a valid comparison of performance. A new bootstrap BiCMOS buffer design, which combines temporary saturation and a bootstrap capacitor, is shown to be the fastest under all conditions. The new design operates down to a supply voltage of 1.1 V

Published in:

Electronics Letters  (Volume:30 ,  Issue: 13 )