By Topic

A static memory cell based on the negative resistance of the gate terminal of p-n-p-n devices

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Shulman, Dima D. ; Dept. of Electr. Eng., British Columbia Univ., Vancouver, BC, Canada

We propose a new static memory cell that is based on bistable operation of a three-terminal p-n-p-n device working in the blocking state. The bistable operation is verified by the measurements of Si/amorphous Si prototypes. The experimental prototypes achieve delay times in the nanosecond range when operating with external gate and anode resistors. In order to decrease the power consumption of the memory cell, we propose to operate it with MOS transistor switches instead of the gate resistors. The memory cell can be integrated into VLSI processes, and is of a size suitable for VLSI applications

Published in:

Solid-State Circuits, IEEE Journal of  (Volume:29 ,  Issue: 6 )