By Topic

Functional design verification for the PowerPC 601 microprocessor

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
S. Glenn ; Int. Business Machines Corp., Austin, TX, USA ; G. Meil ; E. Rodriguez ; J. Brooks

The PowerPC 601 microprocessor, in its goal to establish the PowerPC architecture in the marketplace, had to meet an aggressive 12-month development schedule, be sufficiently functional upon first-pass silicon for system and software development, and quickly achieve volume shipment quality. Accomplishing these goals required comprehensive functional verification methodologies

Published in:

VLSI Test Symposium, 1994. Proceedings., 12th IEEE

Date of Conference:

25-28 Apr 1994