By Topic

Yield enhancement architecture of WSI cube-connected cycle

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
S. Horiguchi ; Graduate Sch. of Inf. Sci., Japan Adv. Inst. of Sci. & Technol., Ishikawa, Japan ; S. Fukuda

The current state of the art in VLSI technology has stimulated research in parallel computers which satisfy the continued increasing demand for computing power in the fields of advanced science and technology. The cube-connected cycle (CCC) is one of the most attractive interconnections and architectures for parallel computers. This paper addresses a new yield enhancement architecture of the cube-connected cycle implemented on a silicon wafer in (WSI), which is expected as a promising technology to construct parallel computers on silicon wafers. The performance of the proposed architecture is discussed with respect to yields of system. It is confirmed by comparing with previous work that the reconfigurable architecture based on the row-column redundant scheme achieves better yield enhancement than earlier designs

Published in:

Wafer Scale Integration, 1994. Proceedings., Sixth Annual IEEE International Conference on

Date of Conference:

19-21 Jan 1994