By Topic

Multiple-valued PLA minimization by concurrent multiple and mixed simulated annealing

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Yildirim, C. ; Dept. of Electr. & Comput. Eng., US Naval Postgraduate Sch., Monterey, CA, USA ; Butler, J.T. ; Yang, C.

Simulated annealing applied to multiple-valued programmable logic array (MVL PLA) design is analyzed. Of specific interest is the use of parallel processors. The use of loosely coupled, coarse-grained parallel systems is considered, and the relationship between the quality of the solution and computation time, on the one hand and simulated annealing parameters (start temperature, cooling rate, etc.) on the other is studied. Simulated annealing is also investigated in the case in which there is a mixture of move types. The mixed-move approach provides improvement in both the number of product terms and computation time

Published in:

Multiple-Valued Logic, 1993., Proceedings of The Twenty-Third International Symposium on

Date of Conference:

24-27 May 1993