Referenced Items are not available for this document.
This paper proposes a new concept in computer arithmetic and delineates algorithms for addition, subtraction and multiplication. The proposed architecture is capable of performing additions in constant time and multiplication, in time less than in the best known architectures. The internal representation of numbers is called “a+b” and requires two memory words. The paper also discusses special coding multiplication and organization of the multiplier for VLSI implementation
Published in:
System Theory, 1994., Proceedings of the 26th Southeastern Symposium on
Date of Conference: 20-22 Mar 1994
- Page(s):
- 214 - 218
- Meeting Date :
- 20 Mar 1994-22 Mar 1994
- ISSN :
- 0094-2898
- Print ISBN:
- 0-8186-5320-5
- INSPEC Accession Number:
- 4664829
- Conference Location :
- Athens, OH
- Digital Object Identifier :
- 10.1109/SSST.1994.287881
- Product Type:
- Conference Publications
About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies
A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2013 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.
