By Topic

A design synthesis system for DSP algorithms based on an optimal multiprocessor scheduler

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Kim, H.-K. ; Electron. & Telecommun. Res. Inst., Daejeon, South Korea

This paper describes a design synthesis system which can generate a complete circuit specification efficiently for a given DSP algorithm based on an optimal multiprocessor scheduler. The design synthesis system is composed of two parts: scheduling and circuit synthesis. The scheduling part accepts a fully specified flow graph (FSFG) as input, and generates an optimal synchronous multiprocessor schedule. Then the circuit synthesis part translates the modified schedule into a complete circuit diagram including a control specification. The circuit diagram can be applied to a silicon compiler for VLSI layout generation. This paper illustrates the design synthesis process with an example of a second order Gray-Markel lattice filter

Published in:

System Theory, 1994., Proceedings of the 26th Southeastern Symposium on

Date of Conference:

20-22 Mar 1994