By Topic

Modular T-mode neural network learning hardware implementations with analog storage capability

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Linares-Barranco, B. ; Centro Nacional de Microelectron., Sevilla, Spain ; Sanchez-Sinencio, E. ; Rodriguez-Vazquez, Angel ; Huertas, J.L.

A modular T-mode (transconductance-mode) design approach is presented for analog hardware implementations of neural networks. This design approach is used to build a BAM network, a Hopfield network, a winner-take-all network, and a simplified ART1 network. The size of these networks can be increased by interconnecting more modular chips together. The approach is extended to include synaptic Hebbian learning as well as an analog scheme to refresh the learned weights. Experimental results of programmable and learning chips from a standard 2-μm double-metal double-poly CMOS process (MOSIS) are given

Published in:

Neural Networks, 1992. IJCNN., International Joint Conference on  (Volume:1 )

Date of Conference:

7-11 Jun 1992