By Topic

A new VLSI architecture suitable for multidimensional order statistic filtering

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Hakami, M.R. ; Graphicon Products Div., Star Technol., NC, USA ; Warter, P.J. ; Boncelet, C.C., Jr.

Presents two VLSI architectures for multidimensional order statistic filtering. The first architecture is a parallel VLSI design suitable for implementing generalized, multidimensional, order statistic filtering. The design maintains the samples in sorted order and updates the order as new samples arrive and old samples leave. The samples carry tags that convey time domain information, such as the row and column for a 2D window. The authors believe this tag approach is particularly versatile. As an example that is useful in its own right, they also describe a novel VLSI design for implementing center-weighted-median LUM filters, based on the first parallel architecture. This LUM design has similar complexity and performance as the simple order statistic finder

Published in:

Signal Processing, IEEE Transactions on  (Volume:42 ,  Issue: 4 )