By Topic

On the real-time computation of DFT and DCT through systolic architectures

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Rama Murthy, N. ; Dept. of Electr. & Comput. Eng., Concordia Univ., Montreal, Que., Canada ; Swamy, M.N.S.

Proposes novel systolic architectures for the real-time computation of the DFT and the DCT. The proposed architectures are suitable for implementation in the VLSI form. Extension of the proposed architectures for the real-time computation of the 2D version of these transforms is also given

Published in:

Signal Processing, IEEE Transactions on  (Volume:42 ,  Issue: 4 )