On the real-time computation of DFT and DCT through systolic architectures

Proposes novel systolic architectures for the real-time computation of the DFT and the DCT. The proposed architectures are suitable for implementation in the VLSI form. Extension of the proposed architectures for the real-time computation of the 2D version of these transforms is also given.<
>