Referenced Items are not available for this document.
Based on a hierarchical computer-aided design model, the complexity of regular integrated circuit (IC) layout is simulated by a compactness ratio approach. Using a first-order approximation and regular array models, the general expression of the compactness ratio is derived and depicted graphically. The compactness ratio varied with the line width and spacing of the submodules within a circuit and thus can be applied to essentially any IC technology. Sample MOS design results further verify that the compactness ratio and module area are inversely proportional to the number of design levels in the design hierarchy
Published in:
Solid-State Circuits, IEEE Journal of
(Volume:23
,
Issue:
1
)
Date of Publication: Feb 1988
- Page(s):
- 239 - 244
- ISSN :
- 0018-9200
- INSPEC Accession Number:
- 3132907
- Digital Object Identifier :
- 10.1109/4.284
- Product Type:
- Journals & Magazines
- Date of Current Version :
- 06 August 2002
- Issue Date :
- Feb 1988
- Sponsored by :
- IEEE Solid-State Circuits Society
About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies
A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2013 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.
