By Topic

Application of a redefinable symbolic simulation technique in VLSI testability design rules checking

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Hirech, M. ; Lab. MASI, Univ. Pierre et Marie Curie, Paris, France ; Florent, O. ; Greiner, A. ; Rejouan, E.

Symbolic simulation approach is well suited for VLSI design for testability rules checking. Unfortunately the existing techniques are not extensible and therefore the verification tools based on them can not face up to the evolution of rules. This paper discusses the need of this kind of method and then describes a new symbolic simulation in which symbolic information is separated from the simulation algorithm and considered as redefinable data to cope with the extension of rules and different design methodologies

Published in:

Simulation Symposium, 1994., 27th Annual

Date of Conference:

11-15 Apr 1994