By Topic

DECchip 21066: the Alpha AXP chip for cost-focused systems

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

9 Author(s)
McKinney, D. ; Semicond. Eng. Group, Digital Equipment Corp., Hudson, MA, USA ; Leibholz, D. ; Rosenbluth, M. ; Mullens, J.
more authors

The DECchip 21066 microprocessor is the first Alpha AXP architecture microprocessor to target cost-focused system applications and the second in a family of chips to implement the Alpha AXP architecture. The 21066 is a 0.675-micron, CMOS-based superscalar, super-pipelined processor using dual instruction issue. It incorporates a high level of system integration to provide best-in-class system performance for low-cost system applications. The 21066 integrates on-chip fully pipelined integer and floating-point processors, a high-bandwidth memory controller, an industry-standard Peripheral Component Interconnect (PCI) I/O controller, graphics-assisting hardware, internal instruction and data caches, and an external cache controller. This paper discusses the tradeoffs and results of the design, verification, and implementation of the 21066.<>

Published in:

Compcon Spring '94, Digest of Papers.

Date of Conference:

Feb. 28 1994-March 4 1994