By Topic

Verification of circuits described in VHDL through extraction of design intent

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Hoskote, Y.V. ; Comput. Eng. Res. Center, Texas Univ., Austin, TX, USA ; Moondanos, J. ; Abraham, J.A. ; Fussell, D.S.

Verification of an implementation against its specification in the design hierarchy is of paramount importance and becomes increasingly difficult with the size and complexity of the circuit. We present a comprehensive verification framework (VEHICLE) which integrates a BDD package with theorem-proving techniques, and requires minimal user interaction. VEHICLE can verify VHDL designs from the scheduled behavioral level down to the gate level by capturing the design intent, on the basis of a formal semantics, in a form appropriate for input to the verifier. Results are given for the verification of several example circuits

Published in:

VLSI Design, 1994., Proceedings of the Seventh International Conference on

Date of Conference:

5-8 Jan 1994