By Topic

LATCHSIM-a latch-up simulator in VLSI CAD environment for CMOS and BiCMOS circuits

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Bandyopadhyay, A. ; Semicond. Complex Ltd., Nagar, India ; Verma, P.R. ; Bhattacharyya, A.B. ; Zarabi, M.J.

This paper presents a generalised latch-up simulator LATCHSIM for the design optimization of latch-up free layout configuration in CMOS and BiCMOS VLSI circuits. The core of the algorithm used in LATCHSIM is based on the fundamental principle of charge neutrality and is solved through a graphical approach to predict the entire latch-up trace for any given layout configuration under different operational and environmental conditions. LATCHSIM has been interfaced appropriately with the popular process simulator SUPREM to determine the effect of process variation on latch-up. The paper presents initial lest results of LATCHSIM validated for SCL's 1.2 μm salicided double metal CMOS technology

Published in:

VLSI Design, 1994., Proceedings of the Seventh International Conference on

Date of Conference:

5-8 Jan 1994