By Topic

VLSI architecture for HDTV motion estimation based on block-matching algorithm

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Feng-Ming Yang ; Inst. for Microelectron., Bremen Univ., Germany ; S. Wolter ; R. Laur

A systolic array architecture based on an efficient data-flow management for implementing the full-search block-matching algorithm for HDTV motion estimation is described. It is capable of treating (16×16)-blocks, with a displacement of -8/+7 pixels. Serial data inputs save the pin counts and all the input data in current frame are read only once to keep the requirements to external units to a minimum. A simplified PE design reduces the computation to 1/3 of that by directly implementing the original algorithm without any influence on the performance. Simulation results show that pixel rates at about 150 MHz can be reached with 0.8 μm CMOS technology. Owing to the highly regular and modular properties, the proposed architecture is suitable for VLSI implementation. Transistor count is estimated about 320,000, which shows that the architecture can be realized in a single chip

Published in:

VLSI Design, 1994., Proceedings of the Seventh International Conference on

Date of Conference:

5-8 Jan 1994