By Topic

On determining symmetries in inputs of logic circuits

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Pomeranz, I. ; Dept. of Electr. & Comput. Eng., Iowa Univ., Iowa City, IA, USA ; Reddy, S.M.

We propose a method for computing maximal sets of symmetric inputs in large circuits, using a test generation procedure for single stuck-at faults. The method is enhanced by heuristics that can be used to identify non-symmetric inputs, and reduce the number of inputs for which test generation has to be carried out. We show the relevance of the problem to input matching for design diagnosis and for technology mapping, and show that the input patterns produced by one of the heuristics can be used for input matching as well. Experimental results demonstrate the effectiveness of the proposed procedures. We also introduce an extended definition of input symmetry that helps in effectively solving the design diagnosis and technology mapping problems

Published in:

VLSI Design, 1994., Proceedings of the Seventh International Conference on

Date of Conference:

5-8 Jan 1994