By Topic

On the synthesis of gate matrix layout

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Agarwal, R. ; Dept. of Comput. Sci. & Eng., Indian Inst. of Technol., Kharagpur, India ; Gupta, I.S.

The gate matrix design style has evolved over the last few years as an alternative to semi-custom VLSI design methodology. A new approach for the design of gate matrix layouts from functional specifications is reported in this paper. The method uses genetic algorithms to solve some of the subproblems that arise in the synthesis process. Results obtained by running the algorithm on a number of benchmark circuits have also been reported

Published in:

VLSI Design, 1994., Proceedings of the Seventh International Conference on

Date of Conference:

5-8 Jan 1994