On the synthesis of gate matrix layout | IEEE Conference Publication | IEEE Xplore