By Topic

A CAD tool for design of on-chip store and generate scheme

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Nandi, S. ; Dept. of Comput. Sci. & Eng., Indian Inst. of Technol., Kharagpur, India ; Vamsi, B. ; Pal Chaudhuri, P.

Cellular Automata (CA) and Linear Feed back Shift Register (LFSR) have been proposed for on-chip generation of pseudo-random, pseudo-exhaustive and two-pattern test vectors. The `store and generate' scheme evolved for on-chip generation of an arbitrary set of deterministic patterns for a combinational logic circuit using LFSR and CA as basic building blocks. In the present work, we report an analytical tool for design of an efficient store and generate scheme keeping both the options of CA and LFSR. Evaluating the given pattern set as a pseudo-noise (PN) sequence, the best possible CA/LFSR is picked up based on the analytical study of characteristic polynomial and phaseshift analysis of various CA/LFSR stages that generate the pattern set with minimal overhead. A CAD (Computer Aided Design) tool has been built around the procedures formulated for this analytical study

Published in:

VLSI Design, 1994., Proceedings of the Seventh International Conference on

Date of Conference:

5-8 Jan 1994