By Topic

A 600 MHz half-bit level pipelined multiplier macrocell

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Ghosh, D. ; Texas Instrum. (India), Bangalore, India ; Sural, S. ; Nandy, S.K.

In this paper a high throughput 8×8 bit multiplier in a 0.8 μ CMOS process is described. A novel pipelining technique in NPCPL (normal process complementary pass transistor logic) allows fine grain pipelining with minimal overhead of area and latency. This is in contrast to conventional approaches where highly pipelined designs are constrained by area and latency overhead of pipeline latches. A two-stage full adder is employed in a carry-save array architecture. The 0.95 mm×0.87 mm multiplier core supports a throughput of 600 MHz with a power dissipation of 0.9 Watt. Since such a high speed clock cannot be routed from the external world, the clock is generated on-chip. The on-chip clock generator ensures generation of non-overlapping clocks under all conditions of process parameter variations. This along with proper design of clock buffers and clock distribution network minimises clock skew to allow high speed clocking

Published in:

VLSI Design, 1994., Proceedings of the Seventh International Conference on

Date of Conference:

5-8 Jan 1994