Scheduled System Maintenance:
Some services will be unavailable Sunday, March 29th through Monday, March 30th. We apologize for the inconvenience.
By Topic

Ultra fine-grain template-driven synthesis

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

The purchase and pricing options are temporarily unavailable. Please try again later.
3 Author(s)
Kolson, D.J. ; Dept. of Inf. & Comput. Sci., California Univ., Irvine, CA, USA ; Dutt, N. ; Nicolau, A.

Discusses an alternate strategy for data-path synthesis. In this approach a Very Long Instruction Word (VLIW) processor structure consisting of a consolidated register file interconnected with functional units is used as the underlying architecture. The functional units are described using ultra fine-grain templates which detail the functionality at the component level. During scheduling the architectural organization of the VLIW is relaxed, allowing a Percolation-based Scheduler to modify the templates so that parallelism in the application dictates architectural modification. The experiments demonstrate performance improvements on standard benchmarks, as well as improved memory port utilization for the synthesized VLIW architectures

Published in:

VLSI Design, 1994., Proceedings of the Seventh International Conference on

Date of Conference:

5-8 Jan 1994