By Topic

Ultra fine-grain template-driven synthesis

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Kolson, D.J. ; Dept. of Inf. & Comput. Sci., California Univ., Irvine, CA, USA ; Dutt, N. ; Nicolau, A.

Discusses an alternate strategy for data-path synthesis. In this approach a Very Long Instruction Word (VLIW) processor structure consisting of a consolidated register file interconnected with functional units is used as the underlying architecture. The functional units are described using ultra fine-grain templates which detail the functionality at the component level. During scheduling the architectural organization of the VLIW is relaxed, allowing a Percolation-based Scheduler to modify the templates so that parallelism in the application dictates architectural modification. The experiments demonstrate performance improvements on standard benchmarks, as well as improved memory port utilization for the synthesized VLIW architectures

Published in:

VLSI Design, 1994., Proceedings of the Seventh International Conference on

Date of Conference:

5-8 Jan 1994