By Topic

An empirical study on the effects of physical design in high-level synthesis

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Jha, P.K. ; Dept. of Inf. & Comput. Sci., California Univ., Irvine, CA, USA ; Ramachandran, C. ; Dutt, N.D. ; Kurdahi, F.J.

The authors explore the combined effect of style and aspect ratio variations on the area and delay of RT level components, which in turn affects high-level synthesis decisions. Their results indicate that point models, where a component's area and delay are assumed to be constant for a given style, are inadequate for use in the synthesis process due to the large variations in the area and delay that occur when component aspect ratios are varied. They believe that the results have some deep implications with respect to the flow of the design tasks during high level synthesis

Published in:

VLSI Design, 1994., Proceedings of the Seventh International Conference on

Date of Conference:

5-8 Jan 1994