By Topic

FAST: FPGA targeted RTL structure synthesis technique

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Naseer, A.R. ; Dept. of Comput. Sci. & Eng., Indian Inst. of Technol., New Delhi, India ; Balakrishnan, M. ; Kumar, A.

Presents an approach for mapping RTL structures onto FPGAs. This is in contrast to other FPGA mapping techniques which start from Boolean networks. Each component part consists of single-bit or multi-bit slice of one or more closely connected RTL components and is realized using one or more CLBs. For this mapping onto CLBs, primarily function decomposition is employed. Conditions for some decompositions, disjunctive as well as nondisjunctive, useful in the FPGA context have been derived. As decomposition is a computation intensive process, some necessary conditions which are simple to check and eliminate a large percentage of trial partitions have been evolved

Published in:

VLSI Design, 1994., Proceedings of the Seventh International Conference on

Date of Conference:

5-8 Jan 1994