Referenced Items are not available for this document.
For memory bandwidth analysis, researchers generally discard requests that are not accepted during a memory cycle. This assumption simplifies the analysis and produces negligible discrepancies with actual results for a system with a non-hierarchical interconnection network. However, the assumption, “the requests that are not occupied during a memory cycle are discarded,” cannot be used for a multiprocessor system with a hierarchical interconnection network (HIN), because the error introduced assumption can be several orders of magnitude higher than the actual bandwidth. An improved analytical model to determine the bandwidth of a HIN-based system is presented
Published in:
Parallel and Distributed Systems, IEEE Transactions on
(Volume:5
,
Issue:
5
)
Date of Publication: May 1994
- Page(s):
- 553 - 560
- ISSN :
- 1045-9219
- INSPEC Accession Number:
- 4704824
- Digital Object Identifier :
- 10.1109/71.282567
- Product Type:
- Journals & Magazines
- Date of Current Version :
- 06 August 2002
- Issue Date :
- May 1994
- Sponsored by :
- IEEE Computer Society
About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies
A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2013 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.
