By Topic

Low-roundoff-noise limit-cycle-free implementation of recursive transfer functions on a fixed-point digital signal processor

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Bomar, B.W. ; Dept. of Electr. & Comput. Eng., Tennessee Univ. Space Inst., Tullahoma, TN, USA

A method is presented for realizing recursive digital transfer functions on a fixed-point digital signal processor. The method is based on the parallel connection of L∞-norm scaled first- and second-order state-space structures. Magnitude truncation of the state update equations is employed to render the realization free of both overflow oscillations and constant-input limit cycles. The roundoff noise and coefficient sensitivity of the realization are also near minimum, giving a realization with outstanding performance in terms of all finite wordlength effects. An implementation on the DSP56000 family of digital signal processors demonstrates that the realization is efficient enough to achieve high sample rates

Published in:

Industrial Electronics, IEEE Transactions on  (Volume:41 ,  Issue: 1 )