By Topic

High-density zero suppressor and encoder VME board using field programmable gate array

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
A. Aloisio ; Dipartimento di Sci. Fisiche, Naples Univ., Italy ; F. Cevenini ; S. Patricelli ; P. Parascandolo

We describe a 96 bit zero-suppressor and encoder VME board designed for the RPC trigger system of the L3 Forward/Backward Muon detector at CERN. Running at 20 MHz clock frequency, the board processes the elementary 96 bit wide detector pattern in less than one microsecond, storing hit addresses in a FIFO array. Details of the board architecture based on seven XILINX XC3020 LCAs-are presented and simulation and preliminary test results are briefly reported

Published in:

IEEE Transactions on Nuclear Science  (Volume:41 ,  Issue: 1 )