By Topic

Fine grain parallelism on a MIMD machine using FPGAs

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
F. Raimbault ; IRISA, Rennes, France ; D. Lavenier ; S. Rubini ; B. Pottier

The article presents the use of an FPGA chip (Xilinx 3090) to set up a fast systolic communication agent on a linear asynchronous network of transputer processors; the machine is called ArMen. The authors' work relies on the systolic programming environment ReLaCS, a close cousin to the C programming language. ReLaCS provides synchronous communication operators to simplify the programming of data transfers that occur in systolic algorithms. The ReLaCS compiler generates C programs that perform the computation process and the data management process of a systolic network

Published in:

FPGAs for Custom Computing Machines, 1993. Proceedings. IEEE Workshop on

Date of Conference:

5-7 Apr 1993