By Topic

Fault-tolerant design methodology for systolic array architectures

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $31
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Esonu, M.O. ; Dept. of Electr. & Comput. Eng., Concordia Univ., Montreal, Que., Canada ; Al-Khalili, A.J. ; Hariri, S. ; Al-Khalili, D.

A systematic approach to the design of fault-tolerant VLSI systolic arrays is proposed. The approach comprises three steps. First, redundancies are introduced at the computation level by deriving different versions of the computation structure. This involves the modification of the dependency matrix (D) of an algorithm to reflect a given fault-tolerance requirement. Second, the dependency matrix of the respective version is mapped into arbitrarily large size VLSI systolic arrays, using space-time (S-T) mapping techniques. Finally, a fault-tolerant (FT) systolic array is constructed by merging the corresponding systolic array of the different versions of the computation. The scheme is applicable to any systolic array implementation and suitable for VLSI technology. The method is illustrated using the matrix multiplication algorithm

Published in:

Computers and Digital Techniques, IEE Proceedings -  (Volume:141 ,  Issue: 1 )