By Topic

Optimization of state encoding in distributed circuits

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Lam, P.N. ; Dept. of Comput. Sci., Concordia Univ., Montreal, Que., Canada ; Li, H.F. ; Leung, S.C.

Delay-insensitive (DI) circuits are a class of asynchronous circuit whose functional correctness is unaffected by component delays or wire delays. DI circuits can be considered as distributed circuits in which the system is protocol based and no global information is available. Existing truly DI implementations of state machines have so far required area which is linearly proportional to the number of states in the machine and have not yet applied the technique of state encoding which exists in synchronous design. We introduce an optimization/synthesis technique for DI sequence generators which uses implicit state encoding. An interesting result is proved: modulo-N counters using O(log N) area require only an average case time complexity of O(1)

Published in:

Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on  (Volume:13 ,  Issue: 5 )