By Topic

On optimizing VLSI testing for product quality using die-yield prediction

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Singh, A.D. ; Dept. of Electr. Eng., Auburn Univ., AL, USA ; Krishna, C.M.

An adaptive testing procedure that uses spatial defect clustering information and the available test results for neighboring dies to optimize test costs for VLSI testing is proposed. For the same average test costs, the approach shows the potential for better than a factor-of-two improvement in average defect levels. Perhaps more significantly, it allows the separation of high-quality circuits with defect levels more than order of magnitude better than the average for the production run. The proposal is orthogonal to all other approaches for improving defect levels and can be combined with them

Published in:

Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on  (Volume:12 ,  Issue: 5 )