By Topic

Stepwise equivalent conductance circuit simulation technique

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
S. Lin ; Dept. of Electr. Eng. & Comput. Sci., California Univ., Berkeley, CA, USA ; E. S. Kuh ; M. Marek-Sadowska

A circuit simulation technique based on a stepwise equivalent conductance model of a nonlinear resistive device is introduced. The major advantage of this technique is that it eliminates the need to employ Newton-Raphson iterations for the implicit integration. The technique, when applicable, is consistent, absolutely stable, and convergent. It is demonstrated that a second order of accuracy (the local truncation error for integration is of the cubic order of the time step used) is achieved by solving linear equations for each integration step. When applied to digital MOS circuits, the technique takes advantage of the fact that voltage waveforms can be modeled to a good approximation as piecewise-linear functions and thus provides further speedup in the simulation. The program, called SWEC, has been implemented, and has proved to be accurate and efficient on a large number of circuit examples. The results are compared with those for Relax2.3.iSPLICE3.0 XPsim. and SPECS2

Published in:

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems  (Volume:12 ,  Issue: 5 )