Scheduled System Maintenance on May 29th, 2015:
IEEE Xplore will be upgraded between 11:00 AM and 10:00 PM EDT. During this time there may be intermittent impact on performance. We apologize for any inconvenience.
By Topic

Design and testing issues in current-mode cellular neural networks

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Espejo, S. ; Centro Nacional de Microelectron.-Univ. de Sevilla, Spain ; Rodriguez-Vazquez, A. ; Huertas, J.L.

A general technique for continuous time (CT) and discrete time (DT) cellular neural network (CNN) implementation using current-mode techniques is presented. The proposed methodology yields high pixel densities, high speed, and low power consumption, while the design procedure is extremely simple. The resulting circuits are well suited for standard digital CMOS processes, since only MOS transistors are required. CNN cell layouts are shown together with electrical simulation results from extracted netlists of complete networks. Monte Carlo analysis demonstrates the viability of the proposed techniques. Basic building blocks have been experimentally tested

Published in:

Cellular Neural Networks and their Applications, 1992. CNNA-92 Proceedings., Second International Workshop on

Date of Conference:

14-16 Oct 1992