By Topic

Analog VLSI implementation of cellular neural networks

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
J. L. Huertas ; Dept. of Analog Design, Sevilla Univ., Spain ; A. Rodriguez-Vasquez ; S. Espejo

The design of continuous-time (CT) and discrete-time (DT) cellular neural networks (CNNs) using analog VLSI circuit techniques is discussed. A cell model which exhibits advantages for reduced area and power consumption CNN implementations is proposed. This model is very well suited for implementation in the current domain, which is also important for avoiding the need for current-to-voltage dedicated interfaces in image processing tasks with photosensor devices. The cell design relies on the use of current mirrors for the efficient implementation of both linear and nonlinear analog operators. These cells are simpler and easier to design than those found in previously reported CT and DT CNN devices. Basic design issues are covered, together with discussions of the influence of nonidealities and advanced circuit design issues as well as design for manufacturability considerations associated with statistical analysis

Published in:

Cellular Neural Networks and their Applications, 1992. CNNA-92 Proceedings., Second International Workshop on

Date of Conference:

14-16 Oct 1992