By Topic

Design of a CMOS analog programmable cellular neural network

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Dalla Betta, G.F. ; DEIS, Bologna Univ., Italy ; Graffi, S. ; Masetti, G. ; Kovacs, Z.M.

The design of an analog programmable CNN architecture with low-power dissipation in a 1.5-μm CMOS technology is presented. After discussing the design of basic building blocks, the electrical performance of a 10×10 CMOS CNN, consisting of about 8000 MOS transistors, fully simulated at the device level, which can be analog-programmed by varying an external control voltage is discussed. The CNN can perform such functions as noise removal, hole filter, shadow detector, connected component recognition, and edge detector. The power consumption of the circuit is about 60 mW, which is about 1/3 of the power consumption of a previously reported nonprogrammable circuit

Published in:

Cellular Neural Networks and their Applications, 1992. CNNA-92 Proceedings., Second International Workshop on

Date of Conference:

14-16 Oct 1992