By Topic

Reliability effects of X-ray lithography exposures on submicron-channel MOSFETs

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Lelis, A.J. ; US Army Res. Lab., Adelphi, MD, USA ; Oldham, T.R.

Submicron-channel-length n- and p-channel MOSFETs subjected to channel hot-carrier stressing were investigated. The reliability of devices with and without exposure to simulated X-ray lithography processing steps was compared. No significant differences were observed between the sample groups. As expected, the increase in ΔVTH correlated with a decrease in the drawn channel length. Even at the shortest channel lengths, however, the shifts are quite small under more realistic bias conditions (smaller drain biases under DC and AC stressing)

Published in:

Nuclear Science, IEEE Transactions on  (Volume:40 ,  Issue: 6 )