By Topic

Converting a bulk radiation-hardened BiCMOS technology into a dielectrically-isolated process

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
DeLaus, M. ; Analog Devices Semiconductor, Wilmington, MA, USA ; Emily, D. ; Mappes, B. ; Pease, R.

A radiation-hardened dielectrically isolated BiCMOS process has been developed by retrofitting dielectric isolation to an existing radiation-hardened JI (junction-isolated) process. The process is fabricated on a bonded-wafer silicon-on-insulator (SOI) substrate and employs deep trenches for lateral device isolation. The isolation technique employed is similar to that used on advanced commercial complementary-bipolar processes. Trench/substrate induced defects are sensitive to the device layout and process flow. Optimization of the trench and posttrench processing and the device layouts has reduced the defect densities to acceptable levels. The defect density levels obtained are consistent with the economic manufacture of VLSI circuits. The dose-rate performance of the process has been improved without compromising the total-dose hardness

Published in:

Nuclear Science, IEEE Transactions on  (Volume:40 ,  Issue: 6 )