By Topic

Digital coincidence detection: a scanning VLSI implementation

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Mertens, J.D. ; GE Med. Syst., Milwaukee, WI, USA ; Bhend, W.L.

The authors have implemented a modular digital coincidence detection circuit in VLSI, which drastically reduces the size and increases the performance of the coincidence detection logic required in a PET (position emission tomography) scanner. Important acquisition features contained within this integrated solution include: prompt and delayed processing channels for each event-pair, with programmable coincidence time windows: an event time difference mode, which allows for a fast and accurate system timing calibration algorithm; programmable axial event acceptance, which provides acquisition flexibility from conventional 2-D through full 3-D sinogram sets; and programmable transaxial field of view, which provides an electronic collimator to ignore event-pairs outside of the desired field of view. The modularity of the design allows it to be used on various system geometries

Published in:

Nuclear Science, IEEE Transactions on  (Volume:40 ,  Issue: 6 )