Referenced Items are not available for this document.
The approach of an all-digital phase locked loop is used in this delay-locked loop circuit. This design is designated to a system with two processing units, a master CPU and a slave system chip, that share the same bus. It allows maximum utilization of the bus, as the minimal skew between the clocks of the two components significantly reduces idle periods, and also set-up and hold times. Changes in the operating frequency are possible, without falling out of synchronization. Due to the special lead-lag phase detector, the jitter of the clock is zero, when the loop is locked, under any working conditions
Published in:
Solid-State Circuits, IEEE Journal of
(Volume:29
,
Issue:
1
)
Date of Publication: Jan 1994
- Page(s):
- 67 - 70
- ISSN :
- 0018-9200
- INSPEC Accession Number:
- 4666814
- Digital Object Identifier :
- 10.1109/4.272097
- Date of Current Version :
- 06 August 2002
- Issue Date :
- Jan 1994
- Sponsored by :
- IEEE Solid-State Circuits Society
About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies
A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2013 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.
