Systematic architecture design for highly parallel image processing array

A methodology for designing the architecture of the processor array for a wide class of image processing algorithms is proposed. A concept of spatially expanding the signal flow graph (SFG) description which enables handling the problem as merely one-dimensional signal processing is used in constructing the methodology. The problem of I/O interface which is critical in real-time processing is also considered.<
>