By Topic

Design of analog CMOS integrated circuits input stage for the operation at zero temperature coefficient using PSPICE

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Rizkalla, M.E. ; Dept. of Electr. Eng., Purdue Univ., Indianapolis, IN, USA ; Gundrum, H.C.

A PSPICE program is utilized to design an analog CMOS integrated circuit amplifier for operation at zero temperature coefficient, which solves the problem of drift in DC amplifiers under the effect of temperature variations. The model used includes the linear and nonlinear parameters of the devices. The device channel parameters length l, and width w, are evaluated to give the proper bias to reduce the drift characteristics. The constraints of the device parameters in improving the AC characteristics are discussed, and the useful range of temperature for optimum design performance is determined. In the authors' model, a drift of 4 μv/c over the range of 30°C to 90°C is observed. The overall gain of the two stages is estimated to be ⩾50 dBs with the gain-bandwidth product of 5.9 MHz at 500-μA biasing. The noise figure for the given bias is 0.5 μv/√Hz

Published in:

Circuits and Systems, 1992., Proceedings of the 35th Midwest Symposium on

Date of Conference:

9-12 Aug 1992