By Topic

Design, fabrication, and testing of a 12-bit sigma-delta analog to digital converter

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
D. W. Moonan ; Dept. of Electr. Eng., Rhode Island Univ., Kingston, RI, USA ; G. Fischer

A 12-b sigma-delta (Σ-Δ) analog-to-digital (A/D) converter has been designed and fabricated using a 2-μm CMOS double-poly process. The chip is part of a study in the design of mixed analog-digital circuits. A second-order Σ-Δ modulator using 1 b quantization and a subsequent moving average digital filter using no multiplies have been realized. Simulations were run to determine layout accuracy. The A/D converter occupies roughly 3/4 of a 2.22-mm×2.25-mm MOSIS tiny chip. The chip has been fabricated through MOSIS. Preliminary test results are reported

Published in:

Circuits and Systems, 1992., Proceedings of the 35th Midwest Symposium on

Date of Conference:

9-12 Aug 1992