By Topic

A Parallel Image Processing And Display System (PIPADS): hardware architecture and control software

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

5 Author(s)
Hobbs, T. ; Dept. of Electr. Eng., New South Wales Univ., Canberra, ACT, Australia ; Boesen, B. ; Kim, I. ; Vance, C.
more authors

The hardware infrastructure, display system, digital signal processor, array and host-computer control software components developed in a joint project are described. A 64-bit wide implementation of Futurebus+ provides backplane transfer rates of 500 to 700 MByte/s for data flow between array processors, memory, and display modules all being controlled from a host computer workstation. The two million pixel display module supports viewing rates exceeding 36 images per second for single or multiple image streams. Processing is guided by the operator using ball-type or glove-type interactive devices by viewing animation-rate computed images displayed on the screen. One of the hardware modules includes a thirty-two TMS320C40 processor array capable of a peak computation rate of 1.6 GFLOPS and a sustained rate of about 1 GFLOPS on the scan-line oriented algorithms for which the architecture has been optimized.

Published in:

System Sciences, 1993, Proceeding of the Twenty-Sixth Hawaii International Conference on  (Volume:i )

Date of Conference:

5-8 Jan 1993