By Topic

The design of a high-performance cache controller: a case study in asynchronous synthesis

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
S. M. Nowick ; Comput. Syst. Lab., Stanford Univ., CA, USA ; M. E. Dean ; D. L. Dill ; M. Horowitz

The authors integrated two distinct approaches in asynchronous system design: the design of controllers and the design of processor architectures. In earlier work, S.M. Nowick and D.L. Dill (1991) presented a new method for the synthesis of locally clocked asynchronous controllers, and the STRiP architecture was shown by M.E. Dean (1992) to provide an attractive alternative to comparable synchronous and asynchronous implementations. However, to support this asynchronous paradigm, an efficient asynchronous memory subsystem is critical. Here, the locally clocked synthesis method is applied to the design of an asynchronous second-level cache controller. The authors demonstrate the feasibility of the proposed locally clocked method for the design of a substantial real-world controller, show how such a controller can support the asynchronous external interface of an asynchronous RISC architecture, and present a cache controller which is significantly faster than a comparable synchronous design. Cache-access latency in the design is 50% less than for an equivalent synchronous implementation.

Published in:

System Sciences, 1993, Proceeding of the Twenty-Sixth Hawaii International Conference on  (Volume:i )

Date of Conference:

5-8 Jan 1993