By Topic

Embedded 6 bit flash converter design for digital stereo sound decoder

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Pathak, V. ; Texas Instruments Ltd., Bedford, UK ; Ritchie, K. ; Kitchin, M.

The design of a 25-MHz, 6-b flash converter embedded in a customized digital signal processor for decoding of digital stereo sound broadcast on terrestrial TV channels is described. The design is based upon an offset cancellation comparator which obviates the need for large storage capacitors traditionally used for input offset reduction, and makes the design easier to fabricate in standard CMOS technology. Simple measurement techniques used for design debug are described

Published in:

ASIC Conference and Exhibit, 1992., Proceedings of Fifth Annual IEEE International

Date of Conference:

21-25 Sep 1992